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Polysilicon Gate Enhancement of the Random Dopant
Induced Threshold Voltage Fluctuations in Sub-100
nm MOSFET’s with Ultrathin Gate Oxide
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Abstract—In this paper, we investigate various aspects of the
polysilicon gate influence on the random dopant induced threshold
voltage fluctuations in sub-100 nm MOSFET’s with ultrathin gate
oxides. The study is done by using an efficient statistical three-di-
mensional (3-D) “atomistic” simulation technique described else-
where [1]. MOSFET’s with uniform channel doping and with low
doped epitaxial channels have been investigated. The simulations
reveal that even in devices with a single crystal gate the gate deple-
tion and the random dopants in it are responsible for a substantial
fraction of the threshold voltage fluctuations when the gate oxide
is scaled to thickness in the range of 1–2 nm. Simulation experi-
ments have been used in order to separate the enhancement in the
threshold voltage fluctuations due to an effective increase in the
oxide thickness associated with the gate depletion from the direct
influence of the random dopants in the gate depletion layer. The
results of the experiments show that the both factors contribute to
the enhancement of the threshold voltage fluctuations, but the ef-
fective increase in the oxide thickness has a dominant effect in the
investigated range of devices. Simulations illustrating the effect of
the polysilicon grain boundaries on the threshold voltage variation
are also presented.
Index Terms—Doping, fluctuations, MOSFET, semiconductor
device simulation, silicon devices, threshold.
I. INTRODUCTION
THE gate oxide thickness has been reduced continuouslywith the scaling of the channel length for each new
generation of MOSFET’s [1]. It already approaches the few
atomic layers limit in deep submicron devices [2], [3]. The use
of a polysilicon gate in combination with such thin gate oxides
introduces some problems. The polysilicon depletion effect
[4], [5], for example, leads to a pronounced loss of inversion
charge. This loss is complementary to the charge losses due to
inversion layer quantization [6], [7]. The associated reduction
of transconductance and drive current have a detrimental
effect on the device [8] and circuit [9] performance. For oxide
thicknesses and channel doping levels typical for sub-100 nm
MOSFET’s, the polysilicon depletion effect starts to dominate
the inversion charge losses [10], [11]. In addition to this the
granularity of the polysilicon gate can be responsible for a
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substantial mismatch in the parameters of deep submicron
CMOS transistors [12].
Another detrimental effect associated with the polysilicon
gate, not yet addressed in the literature, is an enhancement of
the random dopant induced MOSFET parameters fluctuation
even in devices with a single crystal gate. Fluctuations in the
threshold voltage associated with the random number and posi-
tion of discrete dopants in the MOSFET channel have been pre-
dicted in the early seventies [13], [14] and confirmed now exper-
imentally for a wide range of devices [15]–[17]. The polysilicon
gate depletion which increases the effective gate-oxide thick-
ness, and introduces additional random dopant charge on the
side of the gate oxide opposite to the channel, will enhance the
threshold voltage fluctuations, particularly in MOSFET’s with
ultrathin gate oxide. However, to the best of our knowledge,
these effects has not been taken into account in the published
analytical models [15], [18]–[20] and numerical [20]–[24] sim-
ulation studies of random dopant induced MOSFET threshold
voltage fluctuations.
In this paper, for the first time we investigate the effect of the
gate random dopants and depletion on the random dopant in-
duced threshold voltage fluctuations in sub-100 nm MOSFET’s
with ultrathin gate oxides and polysilicon gates. Most of the sim-
ulation were conducted for devices with a single crystal gate,
but results illustrating the effect of the polysilicon grain bound-
aries are also presented. The study is carried out using an effi-
cient three-dimensional (3-D) “atomistic” simulation technique
[25], which in this case takes into account the discrete random
dopant distribution not only in the MOSFET channel but also in
the polysilicon gate. Large samples of devices with microscopi-
cally different distributions of dopants in the channel and in the
gate are used to build a statistically reliable picture of the inves-
tigated effects.
The structure of the simulated single crystal gate MOSFET’s
together with a brief description of the simulation procedures
are given in Section II. The major results highlighting the ef-
fect of the single crystal gate on the random dopant induced
threshold voltage fluctuations in conventional MOSFET’s with
uniform channel doping and in devices with low doped epitaxial
channels are presented in Section III. The analysis in Section IV
makes an attempt to disentangle the contribution of the gate de-
pletion and the random dopant charge in the gate to the enhance-
ment of the threshold voltage fluctuations. Simulation results
illustrating one aspect of the threshold voltage variation associ-
ated with the polysilicon gate grain boundaries are presented in
Section V.
0018–9383/00$10.00 © 2000 IEEE
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II. DEVICES AND SIMULATION PROCEDURE
Most of the simulations in this paper are focused on n-channel
MOSFET’s with single crystal n -silicon gate, gate length 60
nm and gate width 50 nm. A junction depth nm with
5 nm lateral sub-diffusion results in an effective channel length
nm for all simulated devices. Both devices with uni-
form channel doping, and with low doped epitaxial layer, in-
troduced in the channel region to reduce the threshold voltage
fluctuations, have been investigated. The doping concentration
in the channel or behind the epitaxial layer in most of the simu-
lated devices is cm . The oxide thickness
varies from 1 to 4 nm. The above choice of MOSFET param-
eters allows for a direct comparison with previously published
atomistic simulation results [24], [26] in which the effects asso-
ciated with the polysilicon gate have been completely neglected.
We investigate the random dopant induced threshold voltage
fluctuations by using an efficient statistical ‘atomistic’ simula-
tion approach described in more details elsewhere [25]. A typ-
ical ‘atomistic’ simulation domain for a MOSFET with a single
crystal gate is illustrated in Fig. 1. The gate is flipped open like
the cover of a book to give an impression of the random distribu-
tion of dopants at its interface with the gate oxide. An uniform
grid with typical grid spacing nm is used to discretize
both the silicon substrate and the silicon gate and to resolve the
effects associated with individual dopants. The “atomistic” re-
gions in the channel and in the gate are outlined in the figure.
The average number of dopants in these regions are calculated
by multiplying the volumes by the corresponding doping con-
centrations. The actual number of dopants in each “atomistic”
region is chosen randomly from a Poisson distribution with a
mean equal to the corresponding average dopant numbers. The
position of each dopant is chosen randomly, and a doping con-
centration is assigned to the nearest grid node. The poten-
tial is fixed to the built-in junction potential at the source and
drain contacts. At the top surface of the n -silicon gate the po-
tential is fixed to the applied gate voltage corrected by the dif-
ference between the workfunctions in the continuously doped
region of the gate and the continuously doped portion of the
p-type substrate. The normal derivative of the potential is set to
zero at all other boundaries of the solution domain.
The simulations, carried out at low drain voltage, are based
on a single 3-D solution of the nonlinear Poisson equation. At
low drain voltage the current is calculated from the channel
resistance obtained by solving a simplified current continuity
equation in a drift approximation only (see [25]). A standard
current criterion [A] is used for determining
the threshold voltage. The threshold voltage standard deviation
is extracted from the simulation of samples containing
200 MOSFET’s with microscopically different distributions of
dopants. The corresponding relative standard deviation of the
extracted is 5% for all results presented in this paper.
Fig. 1 also illustrates the potential distribution at the both
gate oxide interfaces for a typical for this study MOSFET with
oxide thickness nm. The gate voltage is equal to the
threshold voltage V of this particular device. The
doping concentrations in the channel region and in the -sil-
icon gate are cm and cm ,
Fig. 1. Typical “atomistic” simulation domain for a MOSFET with a single
crystal silicon gate, channel doping concentration N = 5 10 cm , gate
doping concentration N = 5 10 cm ,L = W = 50 nm, x = 7
nm, and t = 3 nm The potential distribution corresponds to V = V =
0:723 V.
respectively. This corresponds to approximately 5.8 nm average
separation between the acceptors in the channel and 2.7 nm av-
erage separation between donors in the gate. The influence of
individual acceptors and donors on the surface potential at the
both gate oxide interfaces interfaces is clearly visible. The ra-
dius of this influence is approximately 2–3 nm. The polysilicon
depletion is noticeable at the visible surrounding sides of the
gate. The random dopants result in variation in the width of the
channel and gate depletion layers. Clustering of dopants at the
gate interface result also in a longer range (5–10 nm) potential
variations.
It is important to point out that although all simulations were
carried out for n-channel MOSFET’s with n -silicon gate the
obtained results for are valid also for p-channel MOSFET’s
with p -silicon gate, since the electrostatic in the both cases
works in the same way.
III. SIMULATION RESULTS
A. MOSFET’s with Uniform Doping in the Channel
The dependence of the threshold voltage standard deviation
on the oxide thickness for a MOSFET with single crystal
n -silicon gate is compared in Fig. 2 with previously published
results for an analogous device with a metal gate [24]. Both
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MOSFET’s have uniform channel doping cm
and nm. The doping concentration in the gate
is cm . The term “metal gate” is used in this
paper, to indicate that in the simulations a Dirichlet boundary
condition was applied at the gate electrode keeping constant the
value of the potential on top of the gate insulator in the whole
gate area. This is despite the fact that the fixed value of the po-
tential was eventually adjusted to take into account the work-
function of the actual polysilicon gate. To the best of our knowl-
edge all numerical simulation studies of random dopant induced
threshold voltage fluctuations published up to now fall to this
metal gate boundary condition category, and do not take into ac-
count the depletion and the random dopants in the polysilicon
gate. We would like also to point out that the change of the gate
workfunction in such metal gate simulations changes the value
of the threshold voltage but do not affect the value of .
For the metal gate MOSFET’s in Fig. 2 scales linearly to
zero with the corresponding scaling of within the accuracy of
the statistical estimation. This is in agreement with most of the
available analytical models for . For example the classical
expression for in [18] can be presented in the form
where (1)
where is the electron charge, is the dielectric constants of
the gate oxide, and is the width of the channel depletion
layer. In more recent publications, corrections were introduced
in , for example a multiplicative factor of in [19], but
the general form of (1) remains unchanged. It has to be pointed
out that the values of extracted from our previous “atomistic’”
simulations of sub-100 nm MOSFET’s [24], [26] are larger than
the predictions of the analytical models mentioned above. The
values of corresponding to the silicon gate MOSFET’s with
different thickness of the gate oxide in Fig. 2 are shifted up
almost parallel by approximately 10 mV in respect to the metal
gate results and can be approximate by the expression
(2)
which will be analyzed further in Section IV.
The displacement depends on the doping concentration
in the gate and is responsible for a substantial portion of the
threshold voltage fluctuations in devices with ultrathin gate
oxides. The gate doping concentration dependence of is
plotted in Fig. 3 for two MOSFET’s with gate oxide thickness
1 nm and 2 nm, respectively, and with the same dimensions
and channel doping concentrations as the devices in Fig. 2. The
relative increase of the threshold voltage fluctuations compared
to the metal gate simulations, is illustrated in the same figure.
The effect of the silicon gate increases rapidly when the gate
doping concentration falls bellow cm . There is
a general agreement that the minimum thickness of the gate
oxide, restricted primarily by the total on chip gate leakage
current, will be between 1 and 2 nm. Since the dependence
of the on is linear it is easy to interpolate the results
presented in Fig. 3 for any oxide thickness in this range. For
an oxide thickness of 1.5 nm for example the contribution to
the threshold voltage fluctuations varies from approximately
17% at gate doping cm to approximately 60% at
Fig. 2. Dependence of the threshold voltage standard deviation V on the
oxide thickness t for single crystal silicon gate and metal gate MOSFET’s
with L = W = 50 nm, x = 7 nm, t = 3 nm, and N = 5 10
cm . The gate doping concentration is N = 1 10 cm .
Fig. 3. Dependence of the threshold voltage standard deviation V on
the gate doping concentration N for MOSFET’s with different gate oxide
thickness t . The change in V in respect to analogous metal gate devices is
also plotted. All other MOSFET parameters are the same as in Fig. 2.
gate doping cm . The high end of the gate doping
is typical for n-channel MOSFET’s with n -polysilicon gates
while the low end is representative for p-channel MOSFET’s
with p -polysilicon gates.
The dependence of on the doping concentration in the
channel is plotted in Fig. 4 for an n -silicon and for metal
gate MOSFET’s with two oxide thicknesses 1 nm and 2 nm, re-
spectively. The rest of the device dimensions are again the same
as in Fig. 2 and the gate doping concentration is
808 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 4, APRIL 2000
cm . The reduction in the channel doping concentration re-
duces the influence of the gate. This can be explained in the fol-
lowing way. The reduction in the channel doping concentration
reduces the width of the depletion layer in the gate at threshold
and hence the effective increase in the oxide thickness. The re-
duction in the gate depletion width increases also the screening
of the random dopants in the gate depletion layer by the free
carrier behind it and hence reduces their influence on the sur-
face potential fluctuation in the channel. Nevertheless, even for
substrate doping cm the enhancement of the
random dopant induced threshold voltage fluctuations remains
between 25% and 45%.
B. MOSFET’s with Low Doped Epitaxial Channel
An efficient approach to reduce the random dopant induced
threshold voltage fluctuations without a drastic change in the
MOSFET architecture is the introduction of a low doped epi-
taxial layer in the channel region [10], [19], [20], [26]. Here we
investigate the effect of the single crystal silicon gate on in
such devices.
Fig. 5 compares the oxide thickness dependence of the
threshold voltage standard deviation for epitaxial channel
MOSFET’s with n -silicon and with metal gates. Both de-
vices have a 10 nm epitaxial layer with doping concentration
cm , uniform doping cm
behind it, and dimensions nm. The doping
concentration in the silicon gate is cm .
The results are qualitatively similar to the results for uniformly
doped MOSFET’s presented in Fig. 2 but with reduction in
the magnitude of the threshold voltage fluctuations typical for
epitaxial devices [26]. Again, in the metal gate MOSFET’s the
fluctuations scale to zero with the corresponding scaling to
zero of the oxide thickness. in the silicon gate MOSFET’s
is shifted up by almost constant values the the whole range of
investigated oxide thicknesses.
The gate doping concentration dependence of is plotted
in Fig. 6 for two epitaxial channel MOSFET’s with gate oxide
thickness 1 nm and 2 nm respectively, and with the same di-
mensions and channel doping concentrations as the devices in
Fig. 5. Similarly to Fig. 3, the relative increase of the threshold
voltage fluctuations compared to the metal gate simulations, is
illustrated in the same figure. It has to be pointed out that prac-
tically over the whole range of investigated gate doping concen-
trations the percentage increase of the threshold voltage fluctua-
tions in the epitaxial channel MOSFET’s is smaller than the cor-
responding increase in the devices with uniform channel doping.
IV. ANALYSIS
Here we return to the devices with uniform channel doping
from the first part of the previous section in order to analyze
the factors which are responsible for the enhancement of the
threshold voltage fluctuations associated with the single crystal
silicon gate. Using simulation experiments we will separate the
contribution of the effective increase in the oxide thickness due
to the gate depletion from the direct contribution of the random
dopants in the gate depletion layer.
Fig. 4. Dependence of the threshold voltage standard deviation V on the
channel doping concentration N for single crystal silicon gate MOSFET’s
with different gate oxide thickness. The change in V in respect to analogous
metal gate devices is also plotted. The devices have L = W = 50 nm,
and x = 7 nm. The gate doping concentration is N = 1 10 cm .
Fig. 5. Dependence of the threshold voltage standard deviation V on the
oxide thickness t for single crystal silicon gate and metal gate MOSFET’s
with low doped epitaxial channels. Both devices have a 10 nm epitaxial layer
with doping concentration N = 1 10 cm , and uniform doping N =
5  10 cm behind it. The dimensions are L = W = 50 nm and
x = 7 nm. The doping concentration in the gate is N = 1 10 cm .
The parallel shift of in Fig. 2 for MOSFET’s with a sil-
icon gate suggests that the effective increase in the oxide thick-
ness plays an important role in the enhancement of the threshold
voltage fluctuations. Indeed the width of the gate depletion layer
at threshold voltage does not depend on the thickness of the
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gate oxide. Bearing this in mind the oxide thickness in (1) can
be corrected by the equivalent gate depletion width leading to
(3)
where is the dielectric constants of the silicon. The sur-
face potential in the silicon gate at threshold can be
determined by equating the depletion layer charges in the
channel , where is the Fermi potential
in the silicon substrate, to the depletion layer charge in the
gate , which leads to . The
corresponding gate depletion width is given by
(4)
Equation (3) is similar in form to (2) but the value of the oxide
thickness correction in it is smaller than the shift
in Fig. 2 extracted from the “atomistic” simulations.
The role of the gate depletion has been investigated separately
from the effects associated with the random dopants in the gate
by conducting simulation experiments in which the “atomistic”
doping in the gate has been replaced with a continuous doping.
The increase in the threshold voltage standard deviation associ-
ated with the silicon gate , is compared
in Fig. 7 for “atomistic” and continuous gate doping simula-
tions. The increase corresponding to “atomistic” doping is ex-
tracted from the simulation results shown in Fig. 2. The increase
in obtained from the continuous gate doping simulations is
smaller for equivalent MOSFET’s than the increase observed
in the “atomistic” doping simulations. This is a clear indica-
tion that the gate depletion and the associated increase in the
effective oxide thickness cannot solely explain the silicon gate
enhancement of the random dopant induced threshold voltage
fluctuations.
The increase in obtained from (3) is also plotted in Fig. 7
with the value of extracted from the metal gate results pre-
sented in Fig. 2. The analytical results, which take into account
solely the effective increase in the oxide thickness associated
with the gate depletion, are in qualitative agreement with the
corresponding continuous gate doping numerical simulations.
We believe that the quantitative difference between the ana-
lytical and numerical results comes from the fact that carriers
within a Debye screening length behind the depletion layer are
involved in the screening of the random dopant charge in the
channel region. Good quantitative agreement was obtained by
modifying (3) to
(6)
where is the extrinsic Debye length.
In order to investigate separately the effect of the random
dopants in the gate depletion layer on a second simulation
experiment was conducted in which a continuous doping is used
in the channel region and random dopants are placed only in
the gate “atomistic” region. The MOSFET’s in this experiment
have the same dimensions and channel doping concentration as
the devices in Fig. 7. Fig. 8 illustrates the dependence of on
the oxide thickness for various doping concentrations in the
gate. The results prove that the random dopants in the gate alone
induce threshold voltage fluctuations. The corresponding values
Fig. 6. Dependence of the threshold voltage standard deviation V on
the gate doping concentration N for MOSFET’s with low doped epitaxial
channels and two different oxide thicknesses. The change in V in respect to
analogous metal gate devices is also plotted. All other MOSFET parameters
are the same as in Fig. 5.
Fig. 7. Increase in the threshold voltage standard deviation associated with
the single crystal silicon gate gate V  V as a function of the
gate doping concentrationN . Comparison of simulations with “atomistic” and
continuous gate doping of MOSFET’s with L = W = 50 nm, x = 7
nm, t = 2 nm and N = 5 10 cm .
of decrease with the increase in the gate doping concentra-
tion. We believe that this is associated with the screening of the
random dopant charge in the very thin gate depletion layer from
free electrons behind it. With the increase of the doping concen-
tration the gate depletion layer becomes thinner which leads to
a more efficient screening of the random charge in it.
It is also important to note that for the range of from 1 nm
to 4 nm presented in Fig. 8 is practically independent of
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Fig. 8. Dependence of the threshold voltage standard deviation V on the
oxide thickness t for MOSFET’s with different “atomistic” doping in the
single crystal silicon gate, continuous doping in the channel N = 5  10
cm , L = W = 50 nm, and x = 7 nm.
the oxide thickness. This is in agreement with the parallel shift
of in Fig. 2 associated with the silicon gate and allows us
to conclude that both the increase in the effective oxide thick-
ness and the random dopants in the gate depletion region con-
tribute to the magnitude of this shift. However for the range
of investigated devices the first of the two factors have a more
pronounced effect.
The independence of the threshold voltage fluctuations on the
thickness of the gate oxide, observed in Fig. 8, suggests that
the fluctuations are associated not with individual dopants but
most probably with dopant clustering in the gate. The influ-
ence of individual dopants in the gate on the surface potential
in the channel rapidly decrease with the increase of the oxide
thickness from 1 to 4 nm. At the same time the influence of
the cluster regions will start to fade away only when the thick-
ness of the gate oxide becomes comparable to the characteristic
size of the clusters. In order to prove this hypothesis we ex-
tend the oxide thickness range to 15 nm in the simulation of
one of the MOSFET from Fig. 8 with gate doping concentra-
tion cm . The corresponding dependence
of on the oxide thickness is plotted in Fig. 9 showing a
plateau for oxide thicknesses below 4 nm and a linear reduc-
tion in the fluctuations for thicknesses above 5 nm. This is in
agreement with the visually estimated size of the dopant clus-
ters at the gate-Si/SiO interface which for the MOSFET shown
on Fig. 1 is in the range of 5 to 10 nm.
V. THE EFFECT OF THE GRAIN BOUNDARIES
As mentioned in the introduction, the grain structure of the
polysilicon itself and particularly the effects associated with
the grain boundaries introduce also mismatch in the threshold
voltage of deep submicron MOSFET’s [12]. The enhanced
diffusion and segregation along the grain boundaries lead to a
nonuniform polysilicon doping which may be complemented
by a local penetration of dopants in the channel region. The
large number of trapping states at the grain boundaries may
result in a boundary potential pinning [27]. In the same time
the number of grains, their areal distribution and the total
length of grain boundaries varies in a transistor with given
Fig. 9. Dependence of the threshold voltage standard deviation V on the
oxide thickness t for MOSFET’s with “atomistic” doping in the single crystal
silicon gate N = 1  10 cm and continuous doping in the channel
N = 5 10 cm L = W = 50 nm, x = 7 nm.
Fig. 10 Shift in the threshold for different positions of a single grain
boundary in the gate region of a polysilicon gate MOSFET’s compared to
a similar MOSFET with a single crystal silicon gate. The both transistors
L =W = 50 nm, x = 7 nm, t = 2 nm, and N = 5 10 cm .
The gate doping concentration is N = 2 10 cm .
dimensions. All these factors, which may affect the threshold
voltage mismatch, depend strongly on the concrete fabrication
conditions. Due to a lack of systematic knowledge and data
in the literature it is difficult to incorporate consistently most
of them in detailed numerical simulations. Therefore in this
section we present simulation experiments which illustrate only
one aspect of the influence of the polysilicon grain boundaries
on the threshold voltage mismatch.
We investigate the effect of the position of only one polysil-
icon gate grain boundary in the channel region of a typical
nm MOSFET described in Section II of this paper with
oxide thickness 2 nm and continuous doping concentration in
the channel and in the polysilicon gate. We assume that the
doping distribution in the two grains separated by the grain
boundary is uniform and equal to cm . We
assume also that the surface potential is pinned at the grain
boundary by monoenergetic acceptor type trapping states 0.5
eV bellow the conducting band edge. The results obtained in the
simulations are illustrated in Fig. 10. A single grain boundary
passing through the middle of the channel and parallel to the
source and the drain results in the largest threshold voltage shift
of 47 mV compared to a single crystal gate device. This shift,
which is of the same order of magnitude as the random dopant
induced standard deviation of the threshold voltage in a similar
devices with a single crystal gate, illustrates the importance of
the grain boundaries effects which should be studied in more
details in the future.
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VI. CONCLUSION
Apart form various effects associated with the polysilicon
grain boundaries, the gate depletion region and the random
dopants in it are important factors enhancing the mismatch
in deep submicron CMOS transistors. Compared to metal
gate devices even a single crystal silicon gate may cause a
significant increase in the random dopant induced threshold
voltage fluctuations in sub-100 nm MOSFET’s with gate
oxides ranging from 1 to 4 nm and uniform channel doping.
The enhancement of increases with the reduction of the
gate doping concentration.
The above effects are present also in fluctuation resistant
MOSFET’s with low doped epitaxial channel. However not
only the absolute values of but also the relative enhance-
ment of the threshold voltage fluctuations, associated with the
gate depletion and random dopants, are smaller in the epitaxial
channel MOSFET’s compared to the devices with uniform
channel doping.
Simulation experiments clearly indicate that the effective in-
crease of the oxide thickness associated with the gate depletion,
and the influence of the random discrete dopants in the gate de-
pletion layer on the surface potential fluctuation in the MOSFET
channel, both contribute to the polysilicon gate enhancement of
the threshold voltage fluctuations. However, for the range of
devices investigated in this paper, the effective increase in the
oxide thickness has a more pronounced effect.
ACKNOWLEDGMENT
The authors are thankful to A. R. Brown and J. H. Davies for
the critical reading of the manuscript and useful discussions.
REFERENCES
[1] S. Asai and Y. Wada, “Technology challenges for integration near and
below 0.1 µm,” Proc. IEEE, vol. 85, pp. 505–519, 1997.
[2] H. S. Momose et al., “1.5 nm direct-tunnelling gate oxide Si MOSFETs,”
IEEE Trans. Electron Devices, vol. 43, pp. 1233–1241, 1996.
[3] Q. Xiang et al., “Performance and reliability of sub-100 nm MOSFET’s
with ultra-thin direct tunnelling oxides,” in Symp. VLSI Technology Dig.
Tech. Papers, 1998, pp. 160–161.
[4] C.-Y. Lu et al., “Anomalous C-V characteristics of implanted poly MOS
structure in n+ =p+ dual gate CMOS technology,” IEEE Electron De-
vice Lett., vol. 10, pp. 192–194, 1989.
[5] K. F. Schuegraf, C. C. King, and C. Hu, “Impact of polysilicon depletion
in thin oxide MOS technology,” in Proc. Int. Symp. VLSI Technology
Systems and Applications, 1993, pp. 86–90.
[6] Y. Ohkura, “Quantum effects in Si n-MOS inversion layer at high
substrate concentration,” Solid-State Electron., vol. 33, pp. 1581–1585,
1990.
[7] S. Jallepalli et al., “Electron and hole quantization and their impact
on deep submicron silicon p- and n-channel MOSFET characteristics,”
IEEE Trans. Electron Devices, vol. 44, pp. 297–303, 1997.
[8] C.-L. Huang and N. D. Arrora, “Measurement and modeling of
MOSFET I–V characteristics with polysilicon depletion effect,” IEEE
Trans. Electron Devices, vol. 40, pp. 2330–2337, 1993.
[9] N. D. Arora, R. Rios, and C.-L. Huang, “Modeling the polysilicon de-
pletion effect and its impact on submicrometer CMOS circuit perfor-
mance,” IEEE Trans. Electron Devices, vol. 42, pp. 935–943, 1995.
[10] Y. Taur et al., “CMOS scaling into the nanometer regime,” Proc. IEEE,
vol. 85, pp. 486–504, 1997.
[11] D. Vasileska, W. J. Gross, and D. K. Ferry, “Modeling of deep-submi-
crometer MOSFET’s, random impurity effects, threshold voltage shifts
and gate capacitance attenuation,” in Proc. IWCE-6, IEEE Catalog. No.
98EX116, 1998, pp. 259–262.
[12] H. P. Tuinhout, A. H. Montree, J. Schmitz, and P. A. Stolok, “Effects
of gate depletion and boron penetration on matching of deep submicron
CMOS transistors,” in IEDM Tech. Dig., 1997, pp. 631–634.
[13] B. Hoeneisen and C. A. Mad, “Fundamental limitations in microelec-
tronics-I, MOS technology,” Solid-State Electron., vol. 15, pp. 819–829,
1972.
[14] R. W. Keys, “Physical limits in digital electronics,” Proc. IEEE, vol. 63,
pp. 740–766, 1975.
[15] T. Mizuno, J. Okamura, and A. Toriumi, “Experimental study of
threshold voltage fluctuation due to statistical variation of channel
dopant number in MOSFET's,” IEEE Trans. Electron Devices, vol. 41,
pp. 2216–2221, 1994.
[16] C. G. Linnenbank et al., “What do matching results of medium area
MOSFET’s reveal for large area devices in typical analogue applica-
tions,” in Proc. ESSDERC'98, G. A. Touboul, Y. Danto, J.-P. Klein, and
H. Grunbacher, Eds., pp. 104–107.
[17] J. T. Horstmann, U. Hilleringmann, and K. F. Goser, “Matching anal-
ysis of deposition defined 50-nm MOSFET's,” IEEE Trans. Electron
Devices, vol. 45, pp. 299–306, 1997.
[18] K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, “Character-
ization and modeling of mismatch in MOS transistors for precision ana-
logue design,” IEEE J. Solid State Circuits, vol. SC-21, pp. 1057–1066,
1986.
[19] K. Takeuchi, T. Tatsumi, and A. Furukawa, “Channel engineering for the
reduction of random-dopant-placement-induced threshold voltage fluc-
tuations,” in Int. Electron Devices Meeting, 1997.
[20] P. A. Stolk, F. P. Widdershoven, and D. B. M. Klaassen, “Modeling sta-
tistical dopant fluctuations in MOS Transistors,” IEEE Trans. Electron
Devices, vol. 45, pp. 1960–1971, 1998.
[21] K. Nishiohara, N. Shiguo, and T. Wada, “Effects of mesoscopic fluc-
tuations in dopant distributions on MOSFET threshold voltage,” IEEE
Trans. Electron Devices, vol. 39, pp. 634–639, 1992.
[22] V. K. De, X. Tang, and D. J. Meindl, “Random MOSFET parameter fluc-
tuation limits to gigascale integration (GSI),” in Tech. Dig. VLSI Symp.,
1996, pp. 198–199.
[23] H.-S. Wong and Y. Taur, “Three dimensional ‘atomistic’ simulation of
discrete random dopant distribution effects in sub-0.1 µm MOSFETs,”
in IEDM Tech. Dig., pp. 705–708.
[24] A. Asenov, “Random dopant induced threshold voltage lowering and
fluctuations in sub 0.1 µm MOSFETs: A 3D ‘Atomistic’ Simulation
Study,” IEEE Trans. Electron Devices, vol. 45, pp. 2505–2513, 1998.
[25] A. Asenov, “Statistically reliable ‘Atomistic’ simulation of sub 100
nm MOSFETs,” in Simulation of Semiconductor Devices 1998, K. De
Meyer and S. Biesemans, Eds. Berlin, Germany: Springer-Verlag,
1998, pp. 223–226.
[26] A. Asenov and S. Saini, “Suppression of random dopant induced
threshold voltage fluctuations in sub-0.1 µm MOSFET’s with epitaxial
and -doped channels,” IEEE Trans. Electron Devices, vol. 46, pp.
1718–1723, 1999.
[27] G.-Y. Yang, S.-H. Hur, and C.-H. Han, “A pfysical based analytical
turn-on model of polysilicon thin-film transistors for circuit simulation,”
IEEE Trans. Electron Devices, vol. 46, pp. 165–171, 1999.
Asen Asenov (M’97) received the M.Sc. degree in
solid state physics from Sofia University, Bulgaria,
in 1979, and the Ph.D. degree in physics from The
Bulgarian Academy of Science in 1989.
He had ten years industrial experience as a
head of the Process and Device Modeling Group,
IME—Sofia, developing one of the first integrated
process and device CMOS simulators IMPEDANCE.
From 1989 to 1991, he was a Visiting Professor at
the Physics Department, TU Munich, Germany. He
is currently Head of Department of Electronics and
Electrical Engineering, University of Glasgow, Glasgow, U.K. As a leader of
the Device Modeling Group and Academic Director of the Process and Device
Simulation Centre, he also coordinates the development of 2-D and 3-D device
simulators and their application in the design of FET’s, SiGe MOSFET’s, and
IGBT’s. He has over 130 publications in process and device modeling and
simulation, semiconductor device physics, “atomistic” effects in ultrasmall
devices, and parallel computing.
812 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 4, APRIL 2000
Subhash Saini received the Ph.D. degree from the University of Southern Cal-
ifornia (USC), Los Angeles.
He has held positions at University of California, Los Angeles, University of
California at Berkeley (UCB), and Lawrence Livermore National Laboratory
(LLNL). He joined the NAS System Division, NASA Ames Research Center,
Moffett Field, CA, in 1989 Currently, he is manager of a department NASA
Ames Research Center which includes several groups such as information sys-
tems performance modeling; algorithms, architectures and application; infor-
mation power grid architectures; legacy codes modernization; higher level lan-
guages; nanotechnology; and device modeling. He has over ten years’ experi-
ence teaching physics. His research interests involves performance evaluation
and modeling of new generation of CMOS based processors and highly par-
allel computers. He has published over 80 technical papers in nuclear engi-
neering, quantum scattering, nanotechnology, high temperature materials, oper-
ating systems, computer architectures, and performance modeling of high-end
computers. He has presented over 100 technical talks.
Dr. Saini has won several awards for Excellence in Teaching, including one
from USC. and he was named the NAS-NASA employee of the year in 1991.
